Abstract description of the output section only under the simplifying assumption of an ideal pre-driver stage. They concentrate on This paper addresses the generation of enhanced models of the description of the output and the external supply port the input/output buffers of digital integrated circuits. The currents i1(t) and i(t), respectively. As an example, the model proposed models overcome the current limitations of the state-structure of the output port current is based on the following of-the-art models and can be obtained from device port two-piece model representation transient responses only.
Introduction
behavior in the logic high and low state, respectively, and the Nowadays, the assessment of signal integrity and time-varying functions wH(t) and WL(t) play the role of the electromagnetic compatibility effects of digital circuits via input signal v4(t) and provide the transition between the two numerical simulation is required at the early stage of their submodels, i.e., the switching between the two logic states. A design. In this scenario, the availability of accurate and similar relation holds for the supply current i2(t). Submodels efficient models of the ports of the active components, as the iH and it can be obtained from either simplified equivalent Input/Output (I/O) buffers of digital Integrated Circuits (ICs) circuit representations (e.g., see IBIS [1]) or identification is a key resource for accurate predictions. methods and parametnc relations [2, 3] .
Traditionally, buffer macromodels are based on simplified PRE-DRIVER OUTPUT BUFFER equivalent circuits and the Input Output Buffer Information Specification (IBIS) [ proposed [2, 3] . These approaches are based on system identification methods and parametric relations [4, 5] . They exploit a mathematical description of current and voltage vss VSSQ evolution at the buffer port, possibly reproducing complicated dynamic nonlinear behaviors of the modeled devices. The current models have been proven to be effectively the external interconnect, the complexity of these devices has used for system-level signal integrity simulations at PCB level recently increased. The I/O cells include a pre-buffer stage, a [2] . However, the lack of a detailed description of the prelevel-shifter (to allow for different supply voltage values) and driver stage and of the possible dynamical effects of the possible additional blocks for enhanced features like pre-coupling among the functional and supply ports of the two emphasis. The complexity along with the lack of accuracy of blocks of Fig. 1 prevent the use of these models for different the state-of-the-art models in reproducing the rich dynamical applications, like the core noise simulations. Furthermore, the behavior of these devices demand for the refinement of the models are based on the simplifying assumption that the existing models to generate accurate and efficient multiport variations of the external supply voltage is small, thus not dynamical models of the buffer circuits. This paper presents a allowing the simulation of stacked System in Package (SiP) possible solution of this problem based on parametric devices, where the voltage fluctuations can be on the order of relations [2] . Additionally, macromodels obtained by this 30% of the nominal supply voltage values.
parametric approach remain almost as efficient as macromodels based on IBIS data and can be easily included in Enhanced models EDA tools. In order to provide an enhanced behavioral multiport model for the basic structure of Fig. 1 ended transmission lines (ZO = 50Q, Td = lns) driven by four replicas of the modeled device is considered. The power 2 supply pins of every driver is connected to a common power supply structure that is modeled by a lumped RLC structure 1.5 (R=100mQ, L=3nH, C=0.5pF) connected to the Figures 6 and 7 show the comparison between the reference and the predicted functional voltage waveforms at Application the output pin of the four devices. The model predictions and In this Section, the proposed models are used for a more the reference responses are in good agreement, thus leading to realistic application that involves both quiet and switching timing errors less than 70ps and a good accuracy in devices that are energized by common supply networks. The reproducing the rich dynamical voltage ripple of the output assessment includes both the prediction of the effects of the voltage of the quiet devices. Figure 8 shows 
